


FDC 9216B

# Floppy Disk Data Separator FDDS

#### **FEATURES**

- ☐ PERFORMS COMPLETE DATA SEPARATION FUNCTION FOR FLOPPY DISK DRIVES
- SEPARATES FM OR MFM ENCODED DATA FROM ANY MAGNETIC MEDIA
- ☐ ELIMINATES SEVERAL SSI AND
  MSI DEVICES NORMALLY USED FOR
  DATA SEPARATION
- ☐ NO CRITICAL ADJUSTMENTS REQUIRED
- ☐ COMPATIBLE WITH STANDARD
  MICROSYSTEMS' FDC 1791, FDC 1793 AND
  OTHER FLOPPY DISK CONTROLLERS
- ☐ SMALL 8-PIN DUAL-IN-LINE PACKAGE
- ☐ +5 VOLT ONLY POWER SUPPLY
- ☐ TTL COMPATIBLE INPUTS AND OUTPUTS

#### PIN CONFIGURATION




#### **GENERAL DESCRIPTION**

The Floppy Disk Data Separator provides a low cost solution to the problem of converting a single stream of pulses from a floppy disk drive into separate Clock and Data inputs for a Floppy Disk Controller.

The FDDS consists primarily of a clock divider, a long-term timing corrector, a short-term timing corrector, and reclocking circuitry. Supplied in an 8-pin Dual-In-Line


package to save board real estate, the FDDS operates on +5 volts only and is TTL compatible on all inputs and outputs.

The FDC 9216 is available in two versions; the FDC 9216, which is intended for 5% disks and the FDC 9216B for 5% and 8 disks.



### **DESCRIPTION OF PIN FUNCTIONS**

PIN NO.	NAME	SYMBOL		FUNCT	TION			
1	Disk Data	DSKD	Data input signal direct from disk drive. Contains combined clock and data waveform.					
2	Separated Clock	SEPCLK	Clock signal of disk drive seria		DDS derived from floppy			
3	Reference Clock	REFCLK	Reference clo	ck input				
4	Ground	GND	Ground					
5,6	Clock Divisor	CD0, CD1	CD0 and CD1 control the internal clock divider circuit. The internal clock is a submultiple of the REFCLK according to the following table:					
	İ		CD1	CD0	Divisor			
			0	0	1			
			0	1	2			
			1	0	4			
			1	1	8			
7	Separated Data	SEPD	SEPD is the da	ata output of the	FDDS			
8	Power Supply	V <sub>DD</sub>	+5 volt power	supply				



#### **OPERATION**

A reference clock (REFCLK) of between 2 and 8 MHz is divided by the FDDS to provide an internal clock. The division ratio is selected by inputs CD0 and CD1. The reference clock and division ratio should be chosen per table 1.

The FDDS detects the leading edges of the disk data pulses and adjusts the phase of the internal clock to provide the SEPARATED CLOCK output.


Separate short and long term timing correctors assure accurate clock separation.

The internal clock frequency is nominally 16 times the SEPCLK frequency. Depending on the internal timing correction, the internal clock may be a minimum of 12 times to a maximum of 22 times the SEPCLK frequency.

The reference clock (REFCLK) is divided to provide the internal clock according to pins CD0 and CD1.

TABLE 1: CLOCK DIVIDER SELECTION TABLE

DRIVE (8" or 51/4")	DENSITY (DD or SD)	REFCLK MHz	CD1	CD0	REMARKS
8	DD	8	0	0	
8 8	SD SD	8 4	0	1 0	Select either one
5 <sup>1</sup> / <sub>4</sub> 5 <sup>1</sup> / <sub>4</sub>	DD DD	8 4	0	1 0	Select either one
51/4 51/4 51/4	SD SD SD	8 4 2	1 0 0	0 1 0	Select any one



### **MAXIMUM GUARANTEED RATINGS\***

Miniotin Government	200 1 1 700 0
Operating Temperature Range	0°C to +/0°C
Operating rempetation and the second	_55°C to ±150°C
Storage Temperature Range	35 C to +150 C
40	+325°€
Lead Temperature (soldering, 10 sec.)	
Positive Voltage on any Pin, with respect to ground	+8 ∩∨
Positive voltage on any Pin, with respect to ground	
Negative Voltage on any Pin, with respect to ground	-0.3V
Negative voltage on any Fin, with respect to ground	

<sup>\*</sup>Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 0$ °C to 70°C, $V_{DD} = +5V \pm 5$ %, unless otherwise noted)

Parameter		Min.	Тур.	Max.	Units	Comments
D.C. CH	ARACTERISTICS					
INPUT	VOLTAGE LEVELS					
Low Level VIL				0.8	V	
High Level V <sub>IH</sub>		2.0			V	
	UT VOLTAGE LEVELS					
Low Level VoL				0.4	V	I <sub>oL</sub> =1.6mA
High Level V <sub>он</sub>		2.4			V	I <sub>OH</sub> =-100 μA
INPUT CURRENT				40		0-4-4
Leakage I <sub>IL</sub>				10	μΑ	O≤Vin≤V <sub>DD</sub>
	CAPACITANCE			10		
	nputs			10	pF	
	R SUPPLY CURRENT	1		60	mA	
loo		1		60	I IIIA	
	ARACTERISTICS					
Symbol		1		4.0		EDO 0016
f <sub>cy</sub>	REFCLK Frequency	0.2		4.3	MHz	FDC 9216
f <sub>cy</sub>	REFCLK Frequency	0.2		8.3	MHz	FDC 9216B
tckH	REFCLK High Time	50		2500	ns	
tckL	REFCLK Low Time	50		2500	ns	
tsoon	REFCLK to SEPD "ON" Delay	25	100	250	ns	
tsporr	REFCLK to SEPD "OFF" Delay	25	100	250	ns	
tspck	REFCLK to SEPCLK Delay	35			ns	
t <sub>DLL</sub>	DSKD Active Low Time	0.1		100	μs	
tolh	DSKD Active High Time	0.2		100	μs	

